Talk:Meteor Lake
This page was proposed for deletion by Artem S. Tashkinov (talk · contribs) on 17 July 2023. |
This article has not yet been rated on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||||||||||||||||||||
Please add the quality rating to the {{WikiProject banner shell}} template instead of this project banner. See WP:PIQA for details.
Please add the quality rating to the {{WikiProject banner shell}} template instead of this project banner. See WP:PIQA for details.
|
On 16 July 2023, it was proposed that this article be moved to Meteor Lake (Microarchitecture). The result of the discussion was not moved. |
Orphaned references in Meteor Lake
I check pages listed in Category:Pages with incorrect ref formatting to try to fix reference errors. One of the things I do is look for content for orphaned references in wikilinked articles. I have found content for some of Meteor Lake's orphans, the problem is that I found more than one version. I can't determine which (if any) is correct for this article, so I am asking for a sentient editor to look it over and copy the correct ref content into this article.
Reference named "RCP" in group "lower-alpha":
- From Intel Core: Price reflects Recommended Customer Price (RCP) rather than MSRP. RCP is the cost per unit, in bulk sales of 1000 units or more, to OEMs, ODMs, and retail outlets when purchasing from Intel. Actual MSRP is higher than RCP
- From Comet Lake: Price is Recommended Customer Price (RCP) at launch. RCP is the trade price that processors are sold by Intel to retailers and OEMs. Actual MSRP for consumers is higher
- From Raptor Lake: Price is Recommended Customer Price (RCP) at launch. RCP is the trade price that processors are sold by Intel to retailers and OEMs. Actual MSRP for consumers is higher.
I apologize if any of the above are effectively identical; I am just a simple computer program, so I can't determine whether minor differences are significant or not. Feel free to remove this comment after fixing the refs. AnomieBOT⚡ 16:01, 14 July 2023 (UTC)
Requested move 16 July 2023
- The following is a closed discussion of a requested move. Please do not modify it. Subsequent comments should be made in a new section on the talk page. Editors desiring to contest the closing decision should consider a move review after discussing it on the closer's talk page. No further edits should be made to this discussion.
The result of the move request was: not moved. Per strong opposition as there isn’t a page for the lake yet. If a page is created and disambiguation is needed the qualifier should be lowercase. (non-admin closure) - 🔥𝑰𝒍𝒍𝒖𝒔𝒊𝒐𝒏 𝑭𝒍𝒂𝒎𝒆 (𝒕𝒂𝒍𝒌)🔥 02:24, 22 July 2023 (UTC)
Meteor Lake → Meteor Lake (Microarchitecture) – Meteor Lake is also a lake in Canada Maxim Masiutin (talk) 01:06, 16 July 2023 (UTC)
- Oppose for now if we don’t have an article for the lake we don’t need to move this. They should be created first.--65.92.163.145 (talk) 02:01, 16 July 2023 (UTC)
- Oppose per WP:OVERPRECISION. There is no article about any other Meteor Lake. Station1 (talk) 02:53, 16 July 2023 (UTC)
- And "Microarchitecture" should be "microarchitecture" (if used). — BarrelProof (talk) 03:50, 16 July 2023 (UTC)
- Oppose There's no article about the lake, so no need to disambiguate. ᴢxᴄᴠʙɴᴍ (ᴛ) 15:59, 16 July 2023 (UTC)
- And one in the United States[1] but are they notable? Anyway the qualifier should be lower case. Crouch, Swale (talk) 16:46, 16 July 2023 (UTC)
- Commnet a meteor lake is also a type of like, made out of a meteor crater; for which we have an article Impact crater lake; if this article is deleted via PROD, then I suggest it be redirected there -- 67.70.25.80 (talk) 03:05, 19 July 2023 (UTC)
- There is nothing in that article that mentions the term "meteor lake". If there is a reliable source that says they are the same, it should be added to that article first. But in any case, that would be lower case meteor lake, not the title of this article. Station1 (talk) 04:36, 20 July 2023 (UTC)
Orphaned references and Intel's references
I've corrected the references and added Intel's references to address the issues raised in the request for deletion. --Maxim Masiutin (talk) 15:54, 21 July 2023 (UTC)
NPU section dispute
Lack of references in this section is not a valid reason for content delete. Valid reference is in CPU section to whole external article. Deleting whole section content just because editor dont understand what is NPU despite reference it clearly saying Neural Processing Unit is pure vandalism imho. Duplicated reference in NPU section is not needed imho but was added to protect this section content against editor vandalism. Purpose of this section is not duplicating content of sources external references or teaching how important is NPU in contemporary processors. --159.205.25.200 (talk) 10:36, 22 September 2023 (UTC)
Once again NPU section was vandalised by Artem S. Tashkinov with remarks : "The linked TPU article contains 0 (zero) readable information (pictures are pictures, they are promotional materials) about the NPU, what it is, how it used and why it's important for the user. Proper citations are still required. " Remarks above are obviously false. Citation from linked TPU article : "The NPU contains four basic hardware components, the Global Control (a crossbar) alongside a memory mapping unit (MMU) and DMA; a tiny scratchpad RAM; and two NCEs (neural compute engines).
Each NCE contains a programmable DSP, and the inference pipeline. The inference pipeline contains the main number crunching resource, the MAC array. These are a set of logic components that accelerate matrix multiply and convolution (MAC), INT8 and FP16, with up to 2,048 MACs per cycle. Besides the MAC array, there is fixed function hardware for data conversion and array activation. Each NCE contains two VLIW programmable DSPs that supports nearly all data-types ranging between INT4 to FP32. At a hardware level, AI inference acceleration is memory intensive, and so, Intel deployed a localized SRAM to work like a scratchpad. This memory intensiveness is also why the NPU is located on the SoC tile, sharing the same fabric as the memory controllers."
As you can see there are lot of readable information in disputed article but they yet not readable for Artem S. Tashkinov --159.205.20.243 (talk) 14:34, 22 September 2023 (UTC)